

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	1	"10/396118"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:09
L3	1	(ring adj oscillator) and ((second with inverter) with serial with parallel) and (power with line) and delay adj line and (vco or (voltage adj controlled adj oscillat\$3)) and pll and (sampl\$3 with clock)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:09
L4	64	(ring adj oscillator) and (second with inverter) and (power with line) and delay adj line and (vco or (voltage adj controlled adj oscillat\$3)) and pll and (sampl\$3 with clock)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:09
L5	1	(ring adj oscillator) and ((second with inverter with (sampl\$3 with clock)) with serial with parallel) and (power with line) and delay adj line and (vco or (voltage adj controlled adj oscillat\$3)) and pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:09
L6	649	(ring adj oscillator) and serial same parallel	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:09
L7	1914	331/57	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:09
L8	1	L4 and L7	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:09
L9	1837	375/373	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:09

EAST Search History

L10	2	L4 and L9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:09
L11	1	(ring adj oscillator) and ((inverter) with serial with parallel) and (power with line) and delay adj line and (vco or (voltage adj controlled adj oscillat\$3)) and pll and (sampl\$3 with clock)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L12	227	(ring adj oscillator) and (serial same parallel same convert\$2)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L13	277947	(liquid adj crystal) and (ring adj oscillator) and inverter and pll ans delay adj line	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L14	189	(ring adj oscillator) and (serial with parallel with convert\$2)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L15	99	(ring adj oscillator) and (serial with parallel with convert\$2) and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L16	38	(ring adj oscillator) and (serial with parallel with convert\$2) and (second with inverter)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L17	373	liquid adj crystal and ring adj oscillator	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10

EAST Search History

L18	0	liquid adj cristal and ring adj oscillator	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L19	2	"6333652".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L20	1	"10/054964"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L21	1	((ring adj oscillator) and inverter and (power with line) and delay adj line and (vco or (voltage adj controlled adj oscillat\$3)) and pll and (sampling adj clock)).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L22	4469	375/376	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L23	32	(liquid adj crystal) and (ring adj oscillator) and inverter and pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L24	13	(ring adj oscillator) and (serial with parallel with convert\$2) and (second adj inverter)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L25	119	(ring adj oscillator) and inverter and (power with line) and delay adj line and (vco or (voltage adj controlled adj oscillat\$3)) and pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10

EAST Search History

L26	34	(liquid adj crystal) and (ring adj oscillator) and serial and parallel and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L27	8	(liquid adj crystal) and (ring adj oscillator) and serial and parallel and inverter and pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L28	9	(ring adj oscillator) and inverter and (power adj supply adj line) and delay adj line and vco and pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L29	45	(liquid adj crystal) and (ring adj oscillator) and serial and parallel	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L30	2	L4 and L22	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L31	7	L25 and L9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L32	85	(ring adj oscillator) and inverter and (power with line) and delay adj line and (vco or (voltage adj controlled adj oscillat\$3)) and pll and (sampl\$3 with clock)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L33	62	(ring adj oscillator) and (second adj inverter) and (power with line) and (delay adj line) and (vco or (voltage adj controlled adj oscillat\$3)) and pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10

EAST Search History

L34	0	(ring adj oscillator) and inverter and power adj line and delay adj line and vco and pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L35	6	(liquid adj crystal) and (ring adj oscillator) and inverter and pll and delay adj line	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L36	1	(ring adj oscillator) same inverter same (power with line) same (delay adj line) same (vco or (voltage adj controlled adj oscillat\$3)) same pll same (sampling adj clock)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L37	14	L25 and L22	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L38	8	(ring adj oscillator) and inverter and (power with line) and delay adj line and (vco or (voltage adj controlled adj oscillat\$3)) and pll and (sampling adj clock)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L39	2	liquid adj crystal and ring adj oscillator and "serial/parallel"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10
L40	1	(ring adj oscillator) same inverter same (power with line) same (delay adj line) same (vco or (voltage adj controlled adj oscillat\$3)) same pll same (sampling with clock)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/01/30 09:10

[Sign in](#)

[Google](#)

[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

"ring oscillator" inverter "power line" "delay line"

[Advanced Search](#)
[Preferences](#)

Web Results 1 - 2 of 2 for "[ring oscillator](#)" [inverter](#) "[power line](#)" "[delay line](#)" vco pll "[sampling clock](#)". (0.3

Tip: Try removing quotes from your search to get more results.

[PDF] [High Speed Electrical Signalling: Overview and Limitations](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

signalling systems: **VCO**-based Phase-Locked Loops (**PLL**'s), and **delay-line**-based phase-locked. loops or Delay-Locked Loops (**DLL**'s). The basic idea behind the ...

[www-vlsi.stanford.edu/papers/mh_micro_98.pdf](#) - [Similar pages](#)

[PDF] [DESIGN OF HIGH-SPEED SERIAL LINKS IN CMOS](#)

File Format: PDF/Adobe Acrobat

error is often introduced by the jitter in the **VCO** of the **PLL**. ... design uses a local **inverter** to delay the **sampling clock** before being driven to the ...

[www-vlsi.stanford.edu/papers/cky_thesis.pdf](#) - [Similar pages](#)

"ring oscillator" inverter "power line"

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2007 Google

[Sign in](#)

Google

[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

"ring oscillator" inverter "power line" "delay line"

[Advanced Search](#)
[Preferences](#)

Web Results 1 - 10 of about 11 for **"ring oscillator" inverter "power line" "delay line" vco pll**. (0.46 seconds)

[ePanorama](#)

CMOS **inverter VCO** tunes octave to UHF - robust and versatile **vco** provides a stable ...
gate (F100107) and a length of cable form a simple **ring oscillator**, ...
www.epanorama.net/links/oscillator.html - 80k - [Cached](#) - [Similar pages](#)

[\[PDF\] Design of PLL-based clock generation circuits](#)

File Format: PDF/Adobe Acrobat

inverter delay paths and the jitter of the **PLL**. Differences. in the delay through the **inverter** ... The **VCO** is implemented as a simple **ring oscillator**. A ...
ieeexplore.ieee.org/iel5/4/22613/01052710.pdf?arnumber=1052710 - [Similar pages](#)

[\[PDF\] A 500 MHz, 32 bit, 0.4 /spl mu/m CMOS RISC processor - Solid-State ...](#)

File Format: PDF/Adobe Acrobat

any unused parts to reduce **VCO** power dissipation, which ... Second, a **power line** for the **PLL** is isolated from the main. power lines. ...
ieeexplore.ieee.org/iel1/4/7973/00340419.pdf?arnumber=340419 - [Similar pages](#)

[\[PDF\] High Speed Electrical Signalling: Overview and Limitations](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

signalling systems: **VCO**-based Phase-Locked Loops (**PLL**'s), and **delay-line**-based phase-locked. loops or Delay-Locked Loops (**DLL**'s). The basic idea behind the ...
www-vlsi.stanford.edu/papers/mh_micro_98.pdf - [Similar pages](#)

[\[PDF\] DESIGN OF HIGH-SPEED SERIAL LINKS IN CMOS](#)

File Format: PDF/Adobe Acrobat

The key element in a **VCO**-based **PLL** is the **VCO**. While there are many possible types of **VCO**, the most widely used in VLSI implementation is a **ring-oscillator** ...
www-vlsi.stanford.edu/papers/cky_thesis.pdf - [Similar pages](#)

[\[PDF\] A-SSCC 2006 Advance Program www.a-sscc.org e Prog](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

loop (**PLL**) circuit because the high-frequency output of a voltage-controlled oscillator (**VCO**) is. down-converted into a low-frequency signal instantaneously ...
www.el.gunma-u.ac.jp/analog/A-SSCC2006AdvanceProgram.pdf - [Similar pages](#)

[\[PDF\] 45 th IEEE International Midwest Symposium on Circuits and Systems ...](#)

File Format: PDF/Adobe Acrobat

A simple CMOS **ring oscillator** is proposed as a novel **VCO**, ... model is then utilized to derive the phase noise of the voltage-controlled **delay line** (**VCDL**) ...
mwscas.tripod.com/files/program2002.pdf - [Similar pages](#)

[IEEE MTT-S 2006 International Microwave Symposium Technical Program](#)

The dual-band frequency synthesizer consisted of dual-band **VCO** and dual-band **PLL** IC. The main technological efforts for the dual-band a frequency ...
www.mtt-tms.org/cgi-bin/symposia_v4/sessiondisplay.cgi?Symposium_Name=IMS2006 - [Similar pages](#)

[\[xLS\] Sheet1](#)

File Format: Microsoft Excel

A **VCO** operating at 868 MHz and a fast master-slave D-flip-flop divide-by-2 circuit, SOI,

CMOS, VCO, PLL, Phase Locked Loop, 487-426 ...
www.wseas.org/2004.xls - [Similar pages](#)

[Ps] **DESIGN OF HIGH-SPEED SERIAL LINKS IN CMOS**

File Format: Adobe PostScript - [View as Text](#)

4.1.1 VCO design. ... Supply and substrate sensitivities of

VCO.....77 ... (a) **inverter**, (b) differential pair, ...

infolab.stanford.edu/pub/cstr/reports/csl/tr/98/775/CSL-TR-98-775.ps - Supplemental Result

- [Similar pages](#)

In order to show you the most relevant results, we have omitted some entries very similar to the 10 already displayed.

If you like, you can repeat the search with the omitted results included.

"ring oscillator" inverter "power line"

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2007 Google

About Us

Newsroom

Advisory Board

Submit Web Site

Help

Contact Us

Basic Search

[Advanced Search](#) [Search Preferences](#)

"ring oscillator" AND inverter AND "power line" AND "d

Search

☒ Journal sources ☒ Preferred Web sources ☒ Other Web sources ☐ Exact phrase

Searched for:: :All of the words:"ring oscillator" AND inverter AND "power line" AND "delay line" AND vc

Found:: :5 total | 0 journal results | 1 preferred web results | 4 other web results

Sort by:: :relevance | [date](#)

Save checked results

Email checked results

Export checked results

- ☐ 1. [High speed submicron CMOS oscillators and PLL clock generators](#)
Sun, Lizhong, Jan 1999
...Oscillators and **PLL** Clock Generators...A general **ring oscillator** topology capable...sub-feedback **inverters** to construct...frequency of the **ring oscillator** is directly...included the proposed **VCO** topology and...5.2.1 The **VCO** and its Biasing...5.3.1 **PLL** Frequency...oscillator with N stage **inverters**...four stage **ring oscillator** with quadrature...
Full text thesis available via NDLTD
[similar results](#)

Refine your search using these key words found in the results:
[clock generation](#)
[data rate](#)
[phase detector](#)
[phase error](#)
[phase noise](#)
[transmitter](#)

- ☐ 2. [DESIGN OF HIGH - SPEED SERIAL](#) [PDF-340K]
Oct 2001
...tapped from a local **ring oscillator** are driven to a...sensitivities of **VCO**...Fan-out of four **inverter** chain...design examples: (a) **inverter**, (b) differential...69 Figure 4.1: **PLL** block diagram...Voltage-controlled **ring oscillator** schematic...
[http://velox.stanford.edu/papers/cky_thesis.pdf]
[similar results](#)

Or refine using:
All of the words

- ☐ 3. [DESIGN OF HIGH - SPEED SERIAL](#) [PDF-338K]
Oct 2001
...tapped from a local **ring oscillator** are driven to a...sensitivities of **VCO**...Fan-out of four **inverter** chain...design examples: (a) **inverter**, (b) differential...69 Figure 4.1: **PLL** block diagram...Voltage-controlled **ring oscillator** schematic...
[more hits from](#) [http://mos.stanford.edu/papers/cky_thesis.pdf]
[similar results](#)

Refine

- ☐ 4. [DESIGN OF HIGH - SPEED SERIAL](#) [PDF-320K]
Oct 2001
...tapped from a local **ring oscillator** are driven to a...sensitivities of **VCO**...Fan-out of four **inverter** chain...design examples: (a) **inverter**, (b) differential...69 Figure 4.1: **PLL** block diagram...Voltage-controlled **ring oscillator** schematic...
[http://www-vlsi.stanford.edu/papers/cky_thesis.pdf]

[similar results](#)

☐ 5. [stef.EPS](#) [PDF-71K]

Sep 2000

...and data recovery, **PLL's** 1 High Speed Electrical...stage in a chain of **inverters**, where each of the...uncertainty in the **sampling clock**, static input offset...clk0 clk1 clk2 clk3 **Ring Oscillator** clk0 clk1 clk2 clk3...bit-times of 3-4 FO-4 **inverter** delays and thus should...

[http://mos.stanford.edu/papers/mh_micro_98.pdf]

[similar results](#)

Sponsored links

The Inverter Store

Low Priced Inverters. Free Ship. Buy Here. 888-417-8673. Up to 7000W

www.TheInverterStore.com



[Downloads](#) | [Subscribe to News Updates](#) | [User Feedback](#) | [Advertising](#)
[Tell A Friend](#) | [Terms Of Service](#) | [Privacy Policy](#) | [Legal](#)

Powered by [FAST](#) © Elsevier 2007


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((ring oscillator<in>metadata) <and> (inverter<in>metadata))<and> (de..."

Your search matched 2 of 1476571 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail

» Search Options

[View Session History](#)
[New Search](#)

Modify Search

☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding


IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[Select All](#) [Deselect All](#)

- ☐ 1. **Virtual fine delay line using one-stage inverter delay**
 Seong-Jin Jang; Young-Hyun Jun; Soo-In Cho;
[Electronics Letters](#)
 Volume 39, Issue 2, 23 Jan 2003 Page(s):189 - 190
[AbstractPlus](#) | Full Text: [PDF\(322 KB\)](#) IEE JNL
- ☐ 2. **A power-efficient wide-range phase-locked loop**
 Chen, O.T.-C.; Sheen, R.R.-B.;
[Solid-State Circuits, IEEE Journal of](#)
 Volume 37, Issue 1, Jan. 2002 Page(s):51 - 62
 Digital Object Identifier 10.1109/4.974545
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(328 KB\)](#) IEEE JNL
[Rights and Permissions](#)

Indexed by


[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2006 IEEE -



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((ring oscillator<in>metadata) <and> (inverter<in>metadata))<and> (pl..."



Your search matched 6 of 1476571 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

((ring oscillator<in>metadata) <and> (inverter<in>metadata))<and> (pll<in>meta

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

☐ [view selected items](#) [Select All](#) [Deselect All](#)

- ☐ 1. **Write pulse Generator for 16x DVD recording with symmetric CMOS inverter oscillator**
Karthaus, U.; Schabel, S.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 40, Issue 11, Nov. 2005 Page(s):2286 - 2295
Digital Object Identifier 10.1109/JSSC.2005.857373
[AbstractPlus](#) | Full Text: [PDF](#)(1088 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. **A 1.25-GHz 0.35- μ m monolithic CMOS PLL based on a multiphase ring oscillator**
Lizhong Sun; Kwasniewski, T.A.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 36, Issue 6, June 2001 Page(s):910 - 916
Digital Object Identifier 10.1109/4.924853
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(168 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. **PLL/DLL system noise analysis for low jitter clock synthesizer design**
Beomsup Kim; Weigandt, T.C.; Gray, P.R.;
[Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on](#)
Volume 4, 30 May-2 June 1994 Page(s):31 - 34 vol.4
Digital Object Identifier 10.1109/ISCAS.1994.409189
[AbstractPlus](#) | Full Text: [PDF](#)(300 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 4. **A new digital PLL for the Class I partial response channel**
Fukuda, S.;
[Magnetics, IEEE Transactions on](#)
Volume 32, Issue 5, Part 1, Sept. 1996 Page(s):3974 - 3976
Digital Object Identifier 10.1109/20.539235
[AbstractPlus](#) | Full Text: [PDF](#)(272 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. **Jitter in deep submicron CMOS single-ended ring oscillators**
Chengxin Liu; McNeill, J.A.;
[ASIC, 2003. Proceedings. 5th International Conference on](#)
Volume 2, 21-24 Oct. 2003 Page(s):715 - 718 Vol.2

[AbstractPlus](#) | Full Text: [PDF\(297 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

6. **Analysis of timing jitter in CMOS ring oscillators**

Weigandt, T.C.; Beomsup Kim; Gray, P.R.;
[Circuits and Systems, 1994. ISCAS '94. 1994 IEEE International Symposium](#),
Volume 4, 30 May-2 June 1994 Page(s):27 - 30 vol.4
Digital Object Identifier 10.1109/ISCAS.1994.409188

[AbstractPlus](#) | Full Text: [PDF\(324 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

Indexed by
 Inspec®

[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2006 IEEE –

 PALM IntranetApplication
Number

IDS Flag Clearance for Application 10054964

 IDS
Information

Content	Mailroom Date	Entry Number	IDS Review	Last Modified	Reviewer
<input type="button" value="Update"/>					

Day : Tuesday
Date: 1/30/2007

Time: 08:28:44

 PALM INTRANET

Continuity Information for 10/054964

Parent Data

No Parent Data

Child Data

No Child Data

[Appln Info](#)[Contents](#)[Petition Info](#)[Atty/Agent Info](#)[Continuity/Reexam](#)[Foreign Data](#)

Search Another: Application#

or Patent#

PCT /

or PG PUBS #

Attorney Docket #

Bar Code #

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Tuesday
Date: 1/30/2007

Time: 08:28:49

 PALM INTRANET

Foreign Information for 10/054964

Priority#	Date	Country
2001-023467	01/31/2001	JAPAN

[Appln Info](#)[Contents](#)[Petition Info](#)[Atty/Agent Info](#)[Continuity/Reexam](#)**Foreign
Data** ☐

Search Another: Application#

or Patent#

PCT /

or PG PUBS #

Attorney Docket #

Bar Code #

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Tuesday
Date: 1/30/2007

Time: 08:28:57



PALM INTRANET

Inventor Information for 10/054964

Inventor Name	City	State/Country
SUMIYOSHI, NOBUYA	KYOTO	JAPAN

Appln Info	Contents	Petition Info	Atty/Agent Info	Continuity/Reexam	Foreign C
------------	----------	---------------	-----------------	-------------------	-----------

Search Another: Application# or Patent#

PCT / / or PG PUBS #

Attorney Docket #

Bar Code #

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Tuesday
Date: 1/30/2007

Time: 08:30:21

 **PALM INTRANET**

Correspondence Address for 10/054964

Customer Number	Contact Information	Address
No Customer #	Telephone: (703)684-1120 Fax: No Fax # E-Mail: No E-Mail Address	MATTINGLY, STANGER & MALUR, P.C. Suite 370 1800 Diagonal Road Alexandria VA 22314

[Appln Info](#)[Contents](#)[Petition Info](#)[Atty/Agent Info](#)[Continuity/Reexam](#)[Foreign I](#)

Search Another: Application#

or Patent#

PCT /

 /

or PG PUBS #

Attorney Docket #

Bar Code #

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)